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ABSTRACT
Complementary Metal Oxide Semiconductor (CMOS) Transconductors, or Gm cells, are key building blocks to 
implement a large variety of analog circuits such as adjustable filters, multipliers, controlled oscillators and ampli-
fiers. Usually temperature stability is a must in such applications, and herein we define all required conditions to 
design low thermal sensitivity Gm cells by biasing MOSFETs at Transconductance Zero Temperature Condition 
(GZTC). This special bias condition is analyzed using a MOSFET model which is continuous from weak to strong 
inversion, and it is proved that this condition always occurs from moderate to strong inversion operation in any 
CMOS fabrication process. Additionally, a few example circuits are designed using this technique: a single-ended 
resistor emulator, an impedance inverter, a first order and a second order filter. These circuits have been sim-
ulated in a 130 nm CMOS commercial process, resulting in improved thermal stability in the main performance 
parameters, in the range from 27 to 53 ppm/oC.
Index Terms: CMOS, analog integrated circuits, Low Temperature Sensitivity Transconductors, ZTC Condition.
I. INTRODUCTION
CMOS Transconductors are essential build-
ing blocks for analog, mixed-signal and RF designs. 
They have been used in a large variety of analog/Radio 
Frequency (RF) circuits, such as filters, multipliers, 
oscillators, and amplifiers. In the middle of ’80s, the 
use of transconductors in continuous-time monolithic 
filters has become very attractive for high frequency 
applications, in contrast to RC filters which are com-
prised by Operational Amplifiers (OpAmp) instead of 
Operational Transconductance Amplifiers (OTA) [1]. 
Also, they have been playing a fundamental role in 
oscillators, sensing amplifiers and current-mode latch 
circuits (CML), where they were used in cross-cou-
pled configuration to generate a negative resistance 
[2]–[4].
Recently, power-management systems for mi-
croprocessors and portable devices have increased the 
demand for CapacitorLess Low Drop-Out (CL-LDO) 
voltage regulators. CL-LDOs are voltage regulators 
without off-chip compensation capacitor, which had 
the advantage of low number of external components 
and small PCB area, thereby reducing the total system 
cost. This sort of implementation is usually comprised 
by 3 or more OTA cells, which are straight-linked to 
the regulator performances (Phase Margin, Load and 
Line Transients, Load and Line Regulation and, Power 
Supply Rejection) [5].
Speaking of RF design, a relevant research effort 
has been applied in wideband receivers in order to re-
place multinarrowband front-end solutions, which are 
usually found in the literature. Among one of the alter-
natives, it is the use of Low-Noise Transconductance 
Amplifiers (LNTA), instead of Low-Noise Amplifiers 
(LNA), which can deliver a satisfactory linearity per-
formance presenting low noise and high bandwidth 
[6]. Still in the same area but focusing in low power, 
current reuse receiver architecture has been shown an 
interesting circuit technique for low power wireless 
circuit implementation. The LNTA still being the first 
stage in this approach [7].
In Analog and RF CMOS literature, there have 
been several proposed topologies for transconductors 
where the main concerns have been to improve the 
noise [6], linearity [8], [9] and speed [10]. However, 
few works attempt to reduce the impact of temperature 
variation on their performances. Usually, the tempera-
ture sensitivity is not considered in these designs and 
often is not even measured (in some works the tem-
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perature sensitivity is implicitly analyzed in the corner 
PVT simulation). Among those few CMOS RF ther-
mal-care designs, it is the work published in [11], at 
which the high temperature effects on the LNA gain 
and on the Partially Depleted Silicon-on-Insulator 
(PD-SOI) transistors were observed and investigated 
in order to analyze the LNA behavior versus tempera-
ture. This work uses the GZTC condition as bias point 
but there is no any kind of modeling explaining how 
the sizing has been made.
Another similar approach was one presented in 
[12]. This paper has proposed a new technique consist-
ing of a compensation circuit that adapts and generates 
an appropriate bias voltage for LNAs and mixers so 
that the variability with temperature and process cor-
ners of their main performance metrics (S-parameters, 
gain, noise figure, etc.) is minimized. In more details, 
the proposed technique uses conventional gm constant 
voltage references which can be sized to generate a de-
sired voltage versus temperature and process character-
istic that, when applied to the biased circuit, counter-
acts the effects of process and temperature variations 
[12].
In CMOS mixed-signal domain, an temperature 
compensated OTA [13], using the same approach as in 
[12], has been proposed with a view to generate few 
low thermal sensitivity applications such as a CMOS 
readout circuit for wide-temperature range capacitive 
MEMS sensors [14], a CMOS capacitance to frequen-
cy converter for high-temperature MEMS sensors 
[15], an extreme wide temperature range 8-bit digi-
tal to analog converter [16] and a CMOS sigma-del-
ta modulator for wide-temperature applications [17]. 
However, none of these works have pointed out clear-
ly what was the operation bias point used into their 
transconductors.
The paper main idea is to present a complete 
analysis of the MOSFET transconductance zero-tem-
perature condition (GZTC) as well as its application 
into the transconductor design flow. This special bias 
condition is analyzed using a MOSFET model which is 
continuous from weak to strong inversion [18], result-
ing some general design conditions that can be used 
with any CMOS process. Powered by all this analysis, 
this work in a general way concludes with the impor-
tance of a dependent temperature bias in order to make 
transconductor less temperature dependent.
The paper is organized as follows: Section II 
presents the analysis of the ZTC condition for the 
MOSFET transconductance, based on a continuous 
MOSFET model that can predict its behavior from 
weak to strong inversion. In Section III, the GZTC 
condition is used in the design of four Gm circuits and 
their temperature sensitivities are evaluated. Simulation 
results are shown in Section IV and Section V presents 
the conclusions.
II. MOSFET ZERO TEMPERATURE 
COEFFICIENT ANALYSIS
A. MOSFET Bias ZTC Condition
The MOSFET ZTC condition derives from the 
mutual cancellation of mobility and threshold voltage 
dependencies on temperature, that happens at a partic-
ular transistor gate-to-bulk voltage bias. Which defines 
a resulting drain current that barely depends on the 
temperature, as can be seen in Fig. 1(a). The bias ZTC 
operating point was first defined for design purpose in 
[19] and later in other publications [20], always based 
on the quadratic MOSFET model, which is restricted 
to the strong inversion region. From [20], ZTC oper-
ating point is given by Eqs. (1) and (2)
 (1)
 (2)
where T0 is the room temperature, VT0 (T0 ) is the 
threshold voltage at room temperature, n is the slope 
factor, VSB is the source-bulk voltage, αVT0 is the ther-
mal coefficient of the threshold voltage (stressing that 
VT decreases with T), μ(T0) is the low field mobility at 
room temperature, C’ox is the oxide capacitance per unit 
of area and  is the transistor aspect ratio. JDZ  can be 
defined as ZTC normalized drain-current and one can 
readily conclude that VGZ and JDZ are only dependent 
on device fabrication processes. In addition, there is no 
body effect in presented ZTC modeling [19].
Fig. 1 (a) shows the drain current (in a log scale) 
for a saturated long-channel NMOSFET as a function 
of gate-to-bulk voltage (VGB), simulated under tem-
peratures ranging from −55 to +125 oC, for a regular 
transistor in a commercial 130nm CMOS process. The 
ZTC operation point can be seen around VGB ≈ 490mV 
for a transistor with VT = 160 mV, resulting that the 
ZTC point occurs for an overdrive voltage around 
330mV, meaning the transistor operates in strong in-
version.
Figure 1. (a) ZTC condition for an NMOS transistor in a 130 nm 
process, and (b) VGB(T) for ∆Id > 0, ∆Id = 0 and ∆Id < 0.
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In a more general analysis we can suppose that 
the ZTC condition does not only happen in strong 
inversion [21] [22] and a more complete MOSFET 
model must be used, such as the one presented in [18], 
that describes continuously the transistor behavior at 
any inversion level. From this model, the long channel 
NMOSFET I-V behavior is modeled by Eqs. (3), (4), 
(5) and (6).
 (3)
 (4)
 (5)
 (6)
where IF(R) is the forward (reverse) current, if(r) 
is the forward (reverse) inversion coefficient, IS is the 
normalization current, ϕt is the thermal voltage, VP is 
called the pinchoff voltage, ϒ is the body effect coeffi-
cient, VFB is the flat band voltage, and ϕF is the Fermi 
potential at the bulk of the semiconductor under the 
transistor channel. Eqs. (5) and (6) relate the source 
and drain inversion coefficients (forward and reverse), 
if(r), with the external applied voltages, VGB, VSB and VDB, 
using the bulk terminal as the reference.
The VT0 and μ temperature dependence can be 
approximated by Eqs. (7) and (8), respectively [18].
 (7)
 (8)
 (9)
where q is electron charge and EG is silicon band-
gap energy. As shown Eq. (9) and (8), αVT0 is the tem-
perature dependence of the threshold voltage, present-
ing dependencies on the doping concentration (Na) and 
on the oxide thickness (tox), and αμ is the temperature 
dependence power coefficient for the mobility. Since 
the carriers in the inversion layer of transistors undergo 
several scattering mechanisms, α
μ
 is negative, and its 
value depends on the prevalent scattering mechanisms 
(as Coulombic, phonon, or interface scatterings - all 
of them interfering on the carrier transport). Related 
to electron mobility and under room temperature this 
parameter varies in a range from −1.5 for high dop-
ing concentrations to −2.4 for light doping concentra-
tions [23].
If one derives the drain current expression for 
temperature in the saturation region (ir << if ), the 
condition for which its temperature dependence is neg-
ligible can be found, i.e., ∂ID ⁄∂T|T=T1 = 0 [22]. Using 
the Eqs. (3) to (8) and after some analytical work, we 
can derive that
 (10)
where k is the Boltzmann constant, q is the el-
ementary electric charge, and ifz is defined as the ZTC 
forward inversion level. Eq. (10) means that when a 
saturated transistor is biased in this inversion level at 
the source ifz, the drain current results insensitive to 
temperature. Now using the assumption α
μ
 ≈ -2 [19] 
along with Eq. (10) and (5), a simple expression for 
the ZTC gate-bulk voltage (VGZ - related to ifz) is found
 (11)
Eq. (11) presents the same result already de-
rived from the strong inversion quadratic model in Eq. 
(1). The ZTC draincurrent, related to ifz , can be found 
using Eq. (3) under the saturation condition (if >> ir),
 (12)
Finally, the ZTC vicinity condition can be ana-
lyzed using Eqs. (5) and (6), resulting
 (13)
Eq. (13) can be expanded in Taylor’s series 
around the ZTC forward inversion level (ifz). Therefore, 
the first order approximation is given by
 (14)
where
 (15)
Using the approximation α
μ
 ≈ −2 [19], com-
bined with Eq. (14) and (15), and the term nϕt extract-
ed from Eq. (10), results
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 (16)
where Δif= if - ifz indicates how far the transis-
tor is biased from the ZTC operating point and βz is 
defined as the ZTC slope. Since if = ID/IS from the Eq. 
(3), the VGB (T) dependency on temperature can be be 
found
 (17)
Eq. (17) shows that VGB presents a linear tem-
perature dependence in the vicinity of VGZ, and that this 
dependence can be positive or negative, depending on 
the ΔID chosen, as shown in Fig. 1 (b).
In this ZTC vicinity analysis so far, it was sup-
posed that applied bias current, or ID= IDZ+ ΔID , is 
temperature independent. However, a current with a 
temperature coefficient (TCI) can be inserted in tran-
sistor drain in order to compensate the Proportional 
To Absolute Temperature (PTAT) (ΔID > 0) or 
Complementary To Absolute Temperature (CTAT) 
(ΔID  <  0) VGB(T) behavior, given by Eq. (17).
Making similar procedure, which has been done 
for Eq. (10), but now applying a current with tem-
perature dependence given by Eq. (18) in Eq. (3) for 
saturation regime and differentiating latter with respect 
to temperature, Eq. (19) is achieved.
 (18)
 (19)
Where  is given by Eq. (20) and   is given 
by Eq. (21) [22].
 (20)
And
 (21)
 Now, using Eqs. (21) and (20) in (19) and af-
ter some algebra effort, we get
 (22)
where if0 is the inversion level related to ID0 un-
der room temperature. Eq. (22) opens up scope for an 
interesting interpretation. For instance, TCI = 0 leads 
to Eq. (22) to be the same as Eq. (10) such that if0 
becomes ifz. Therefore, it is reasonable to claim that 
applying a drain current with TCI≠0 is equivalent to 
moving the ZTC forward inversion level to another 
value, i.e., ifz to if0.
Fig 2 (a) shows simulations data for a diode-con-
nected NMOS transistor with (W/L = 2.5µm/1µm) 
in a commercial 180 nm CMOS technology. It is vis-
ible that five different bias current are applied: 5, 20, 
26.25, 35, 50 µA, yielding distinct VGB temperature 
dependence. These applied currents are temperature 
independent, i.e., TCI = 0. In this picture, for ID0 = 
26.25µA is equivalent to say that NMOS is working 
on bias ZTC point. For ID0 with 5µA, 20µA and with 
35µA, 50µA, the NMOS transistor is working on ZTC 
vicinity at CTAT and PTAT regime, respectively. This is 
in close agreement with Eq. (17).
On the other hand, if a current with a TCI ≠ 0 
is applied, there is a specific inversion level value, or 
if0, where it is maintained constant regarding the tem-
perature variations, more specifically around T0 . Fig 
2 (b), which shows VGB versus temperature enforcing 
right TCI that cancels PTAT or CTAT behavior, sum-
marizes previous explained reasoning. In more details, 
Fig. 2 (c)(d) and Fig. 3 (a)(b) show VGB temperature 
dependence being canceled for each applied ID0 with 
their suitable TCI values. By contrast in Fig. 3 (c), this 
case does not needs a TCI, or TCI = 0, since it is on 
ZTC bias point. 
Fig. 3 (d) shows the calculated Effective 
Temperature Coefficient (TCeff) related to VGB for each 
case, at which necessary TCI to cancel temperature de-
pendence has been already applied. TCeff is given by Eq. 
(23) for X = VGB. According to Fig. 3 (d), even if a 
suitable value for TCI is chosen, the VGB thermal sta-
bility will be worse than if it was biased exactly over 
ZTC point. In addition to other secondary effects, this 
deterioration in thermal stability is easily explained by 
noting that Eq. (22) has a non-zero second derivative 
with respect to temperature. It does not occur in the 
case where the MOS transistor is biased exactly over 
the ZTC point, as demonstrated in Eq. (10).
 (23)
 
where X is the desired parameter to be evaluated.
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B. MOSFET Transconductance ZTC Condition
As done in the last section for the bias opera-
tion point, a similar analysis can be developed for the 
MOSFET gate transconductance (gmg) to define a 
bias condition where gmg does not change with tem-
perature variations, or presents a low dependence. 
Here, this condition is called Transconductance Zero 
Temperature Coefficient, or GZTC, and its definition 
is important since in any analog signal processing block 
the gain is fundamentally determined by the transistors 
transconductance, resulting that the gain is sensitive to 
temperature variations in most designs. If the design is 
developed with GZTC point in mind, the gain results 
less sensitive to temperature.
Similarly to the last section, an inversion level 
(ifgz) where the transconductance presents low tem-
perature dependence can be found. From [18], the 
small signal transconductance is related to the forward 
inversion level as follows
Figure 3. (a) Zoom for ID = 35µA. (b) Zoom for ID = 50µA. (c) Zoom for ID = 26.25µA. (d) TCeff for each vicinity condition.
Figure 2. (a) simulations data for a diode-connected NMOS transistor (W/L = 2.5µm/1µm) in 180 nm CMOS technology with five different 
bias current (5, 20, 26.25, 35, 50 µA), yielding distinct VGB temperature dependence. (b) VGB versus temperature enforcing right TCI that 
cancels PTAT or CTAT behavior. (c) Zoom for ID = 5µA. (d) Zoom for ID = 20µA.
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 (29)
Substituting Eqs. (20) and (28) in (27) and af-
ter some algebra, we get
 (30)
which defines the GZTC condition. The ifgz is 
defined as GZTC forward inversion level.
One can note that, as in the case of the bias cur-
rent ID , the condition GZTC derives from the mutual 
cancellation of the mobility and threshold voltage de-
pendencies on temperature, which happens for a par-
ticular bias condition, VGB (ifgz)= VGGZ.
Fig. 4 (a) shows the ZTC forward inversion lev-
el surface (ZTCS) and the GZTC forward inversion 
level surface (GZTCS), i.e., all possible solutions of 
Eq. (10) and Eq. (30) as a function of α
μ
 and αVT0. This 
solution shows that the minimum ZTC and GZTC 
forward inversion levels are different, resulting around 
15.6 and 9.1 for the values α
μ = −2.5 and αVT0 = −0.5 
mV/°C. Since the inversion level if =3 defines the con-
dition where VGB = VT0 from Eqs. (5) and (6), one can 
readily conclude that both ZTC conditions always 
occur for gate-bulk voltages larger than the threshold 
voltage, in moderate or strong inversion.
To see how far each ZTC bias point is from the 
threshold voltage (the overdrive voltage for ZTC and 
GZTC bias point), for VS = 0, ifz and ifgz can be directly 
applied in Eq. (5) and (6),
 (24)
where gmg and gms are gate-bulk and source-bulk 
transconductances, respectively.
Applying the condition ∂gmg ⁄∂T|T=T1 = 0 in Eq. 
(24),
 (25)
Replacing IS, or Eq. (4), in Eq (25)
 (26)
Or,
 (27)
The term  (μ(T)ϕt(T)) can be found using  
=  and  =  from [22],
 (28)
On the other hand, the term  is 
given by
Figure 4.  (a) ZTC forward inversion level surface (ZTCS) and GZTC forward inversion level surface (GZTCS) (b) overdrive voltage for the 
ZTC (VOVZ) and GZTC bias point (VOVGZ) as a function of the values for αµ and αVT0.
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 (31)
where
 (32)
VOVZ and VOVGZ are defined as the ZTC and 
GZTC overdrive voltages, respectively. Fig. 4 (b) 
shows all possible overdrive voltages for any α
μ and 
αVT0 combination in the same range that was used in 
Fig. 4 (a). Taking as reference the threshold voltage at 
room temperature, the minimum VOVZ and VOVGZ  found 
are around 108mV and 66mV respectively meaning 
that both ZTC bias points are always in the moderate 
or strong inversion regime. Another conclusion is that 
ZTC will be always above the GZTC bias point, i.e., 
GZTC is working in ZTC vicinity with a CTAT be-
havior (Fig. 1 (b)), as can be also seen in Fig. 5 for a 
PMOS transistor in the same 130 nm technology.
Finally, it is evaluated necessary TCI to equalize 
if0 = ifgz, i.e., to maintain ifgz stable over temperature 
variations in such manner that the transconductance 
(gmg) becomes temperature independent. It is worth 
to note that this whole analysis is valid only when the 
transconductor biasing is done by current. In contrast, 
if the bias is realized directly on the gate-to-bulk volt-
age with a voltage reference, the GZTC condition can 
be already considered thermally stabilized.
Therefore, finding ifgz from Eq. (30) for each 
|αVT0 |and αμ and then putting in Eq. (22), the needed 
temperature coefficient, or TCIGZ, to make the transcon-
ductance unvarying with temperature can be found, as 
shown Fig. 6. Unlike of previous results, α
μ 
has more 
impact than |αVT0| in TCIGZ . Values between 3000 and 
9500 ppm/˚C have been calculated, which comply 
with CMOS PTAT current reference found in litera-
ture, where TCI between 1000 and 10000 ppm/˚C are 
readily achieved [24].
III.  GM TOPOLOGIES BIASED IN GZTC 
CONDITION
In this section, some of basic Gm topologies [1] 
are designed to operate in GZTC condition and their 
main performances are analyzed.
A. Gm Topologies
Fig. 7 shows a single-ended resistor emulator, 
an impedance converter (gyrator), a first order filter 
and a second order filter. The main parameters of these 
four topologies are strongly dependent on transistors 
transconductance. Eqs. (33) and (34) give the input 
Figure 5. ZTC and GZTC condition for a PMOS transistor in a 
130 nm process with VT0 = 250 mV.
Figure 6. Fig. 6. Necessary TCI, or TCIGZ, to keep the MOSFET 
transconductance temperature independent in function of |αVT0| 
and αµ.
Figure 7. (a) single-ended resistor emulator (b) impedance 
inverter (c) first order filter (d) second order filter.
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impedance of single-ended resistor emulator and im-
pedance converter, respectively.
 (33)
 (34)
Also the low frequency gain and dominant pole 
frequency of first order filter are defined by transcon-
ductance parameters as indicated in Eq. (35).
 (35)
Finally the low pass (VA), band pass (VB) and 
high pass terms (VC) of second order filter comply with 
Eq. (36) to (38), where the transconductance of three 
blocks directly affect their performance.
 (36)
 (37)
 (38)
B. Circuit Analysis and Design
Fig. 8 shows the transconductor schemat-
ic that was used within each Gm cell. It was cho-
sen a PMOS differential pair with active load 
for this proof-of-concept, as a demonstration 
that it is possible to design a temperature aware 
transconductor. Even more, the principles here de-
scribed can be adopted in other transconductor cir-
cuits. This classical topology is composed by a biasing 
current mirror M3A(B), a transconductance differential 
stage M1A(B) and, an active mirror load M2A(B) [25]. 
Considering a fixed bias current (IDGZ), the 
M1A(B) aspect ratio (W/L) must be defined so that its 
inversion level is ifgz and then it is necessary to ensure 
that the GZTC bias condition remains stable over tem-
perature. Using Eq. (3), the M1A(B) aspect ratio (W/L) 
is given by
 (39)
where ifgz is found by
 (40)
As this condition is always located in ZTC bias 
vicinity (below the bias ZTC point), it is necessary 
to cancel its CTAT bias behavior by applying a small 
amount of PTAT bias current, as shown in Fig. 5 and 
described by Eq. (41).
 (41)
The requested Current Bias Temperature 
Coefficient (TCI) can be found simply using Eq. (22), 
repeated below as a matter of convenience, with ifgz that 
was already found in Eq. (40).
 (42)
Combination of Eq. (39) with Eq. (42) means that 
if  M1A(B) are biased in GZTC condition along with right 
amount of PTAT current defined by TCI coefficient, the 
transconductance of differential pair will present very 
low temperature sensitivity.
Some technologies present the GZTC condition 
operating in strong inversion regime. For these cases, 
a more simple expression, Eq. (43), can be used for a 
bias current temperature dependence estimation. Eq. 
(43) is derived from Eq. (42) by neglecting the loga-
rithm term.
 (43)
Figure 8. PMOS differential pair with active load.
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I.  GM TOPOLOGIES BIASED IN GZTC 
CONDITION
The application circuits presented here have 
been designed and simulated in a 130 nm CMOS com-
mercial process in schematic level only, since parasitic 
would mainly degrade frequency response. 
The calculated bias current is 4 µA for each 
transcondutor, with a TCI around 3000 ppm/
oC. The 
capacitors CL = C1 = 10 pF were used in the imped-
ance converter and in the first order filter. The capac-
itors C1 = C2 = 15 pF were used in the second order 
filter.
Fig. 9 (a) presents the input impedance frequen-
cy response of the single-ended resistor emulator. When 
the curves are zoomed one can note that the equivalent 
resistance presents low temperature sensitivity. Fig. 9 
(b) shows equivalent resistance (1/gm) versus tempera-
ture, confirming a low sensitivity to temperature vari-
ations (continuous line), i.e., the equivalent resistance 
temperature coefficient is TCeff = 34 ppm/˚C under a 
supply voltage VDD = 1.2 V. The resulting coefficient is 
comparable to TCs obtained in some CMOS voltage 
and current reference circuits found in the literature 
[26] [20].
On the other hand, if it is not applied the right 
amount of PTAT current the equivalent resistance will 
be more susceptible to temperature variations, as also 
shown (dashed line) in Fig. 9 (b) resulting a TC´eff  = 
1568 ppm/ oC. The apostrophe on TCeff  means that this 
estimation was not done putting required TCI in the 
transconductor in order to make it temperature inde-
pendent.
The impedance converter also presented a good 
thermal immunity, resulting a TCeff = 52.5 ppm/˚C 
(TC´eff = 3300 ppm/˚C), as can be seen in Fig. 10 (a). 
Regarding the filters, a TCeff of 44.5 ppm/˚C (TC´eff  = 
1495 ppm/˚C) for the dominant pole (Fig. 10 (b)) 
and a TCeff  of 27 ppm/˚C (TC´eff = 970 ppm/˚C) for 
the quality factor (Fig. 10 (c)) were obtained from the 
simulations of first order and second order filters, re-
spectively.
To predict vulnerability to manufacturing pro-
cess variations (average process variations + mis-
match), 1000 simulations samples under a tempera-
ture range of -45 to 85˚C (-45,-15, 27, 55 and 85 
˚C) were performed for the first order filter. Both 
cases were accomplished: TCI = 0 and TCI = 3000 
ppm/˚C. Fig. 11 shows that biasing the trasnconduc-
tor at GZTC point along with suitable current tem-
perature coefficient (TCI ) the average process varia-
tion (µ) of dominant pole holds constant regarding 
the temperature. Note that standard deviation (σ) 
around µ has negligible changes over entire tempera-
ture range since it is only dependent of manufacturing 
process variations [27].
Figure 9. (a) Input impedance of single-ended resistor emulator (b) Equivalent Resistance vs. Temperature. Effective Temperature 
Coefficient is given by  RREF −R  
Figure 10. (a) Equivalent Inductance vs. Temperature (b) Dominant Pole vs. Temperature (c) Quality Factor vs. Temperature.
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IV. CONCLUSIONS
A new analytical approach for the MOS tran-
sistor transconductance zero-temperature coefficient 
(GZTC) was presented using an all-region MOSFET 
model, since this effect occurs from moderate to strong 
inversion regions. This analysis was compared with 
the well-known bias ZTC MOSFET condition and 
it was shown that both effects are technology depen-
dent. Also some example circuits were presented and 
designed using the GZTC technique (a single-ended 
resistor emulator, an impedance converter, a first order 
and a second order filter) in a 130 nm CMOS commer-
cial process, presenting improved stability with tem-
perature in their main performance parameters, from 
27 ppm/˚C to 53 ppm/˚C.
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